

TFIG_I




BUSDATA [1]BUSDATA [0] - ADDRVALID
- CLOCK1
- CLOCK2
- VREF
- GND -- RESETIN -- BUSDATA[7] DEVICE INTERFACE DRAM DEVICE INTERFACE ROM DEVICE INTERFACE CPU DEVICE INTERFACE RESETOUT

FIG_3



REGULAR ACCESS



FIG_4


REJECT (NACK) CONTROL PACKET


AC	DRVAL	.ID BUSDATA[0:7]	CYCLE
23	1	ACCESSTYPE[0:3] : MASTER[0:3] = 0	0 – EVEN
28	Ó	INFO[0:7]	1 – ODD
•			


FIG_5


AD	DRVAL	LID BUSDATA[0:7]	CYCLE
23	1	ACCESSTYPE[0:3] : MASTER[0:3] 24	0
		ADDRESS[0:8] 25	1
22-		ADDRESS[9:17]	2
		ADDRESS[18:26]	3
		ADDRESS[27:35] 26	4
27	1	ADDRESS[36:39] : BLOCKSIZE[0:3] 28	5
1		XXX 29	6
	. 0	XXX 30	7
		XXX 31	8
29	0	XXX 32	9
	0	INVALID: REQUEST[1:7] 33	10
	0	REQUEST[8:15] 34	11











FIG_8B

